SUPPLEMEN	NTAL INFORMATION APPE	N DISCLOSUR LICANT	Trademark Office E STATEMENT BY	-	ng Date: Mai	ch 9, 20	004					
"SYSTEM AND M	APPI METHOD FOR SELEC	LICANT	E STATEMENT BY	Inver	to Togon							
			SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT									
		"SYSTEM AND METHOD FOR SELECTING OPTIMAL DATA TRANSITION TYPES FOR CLOCK AND DATA RECOVERY"					Group Art Unit: Unknown					
	·					Examiner Name: Unknown						
					ney Docket 7.P.US	No.:						
		U.S.	Patent Document	s								
Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate						
A												
В				1								
С												
D												
E	Document Number	Date	Country	Class	Subclass	Yes	No					
OTHER			r, Title, Date,				_					
/K.K./ F	Link with 4m 2003, IEEE I 4/Clock Reco	MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages.										
/K.K./ g	KASTURIA, Sa Implementati Selected Are	KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.										
/K.K./	WINTERS, Jac for High-Spe Lightweight	WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.										
/K.K./ I	PARHI, Kesha 1991. IEEE 745-754.	PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.										
/K.K./ J	PARHI, Kesha Loops." Augu	PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantizer Loops." August 1990. Proc. ISCAS. Pages 2357-2360.										
xaminer	/Kevin Kim/	D	ate Considered	04/1	/11/2007							

								, snee	C I OI			
U.S. Depart	nown	,										
						Filing Date: March 9, 2004						
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Inventor: Jason Wei						
"SYSTEM AND METHOD FOR SELECTING OPTIMAL DATA TRANSITION TYPES FOR CLOCK AND DATA RECOVERY"						Group Art Unit: Unknown						
						Exami	ner Name: U	Jnknown				
							Attorney Docket No.: RA327.P.US					
		-	U.S. I	Patent Documents	s			•				
*Examiner Initial		Document Number	Date	Name	C	lass	Subclass	Filing Date, If Appropriate				
	A.			,								
	В											
	С	·										
	D				T	-						
	Е						 					
			Foreign	Patent Documen	ıts		<u> </u>					
									Translation			
		Document Number	Date	Country	C	lass	Subclass	Yes	No.			
	F											
OTH	ER A	RT (Includia	ng Author	Title, Date,	L_ Ре	rtine	ent Pages,	, Etc.)				
/K.K./	G	Stojanovi, Vladimir et al. "Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver." Rambus, Inc. Department of Electrical Engineering, Stanford University. January 2004. 4 pages.										
/K.K./	н	Zerbe, J. et al. "Equalization and Clock Recovery for a 2.5 - 10Gbs 2-PAM/4-PAM Backplane Transceiver Cell." Presented at ISSCC 2003, paper 4.6. 2 pages.										
/K.K./	I	Zerbe, J. et al. "Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell." IEEE Journal of Solid-State Circuits, Vol.38, No.12, December 2003. Pages 2121-2130.										
	J											
	к											
Examiner		/Kevin Kim/	Da	ate Considered		04/11/2	:007					
with MPEP (609;	Draw line thro	ough citatio	red, whether or not on if not in confor	rmai	nce and	n is in con d not consi	formance dered.	:			